Tag Archives: Hierachical Priority Encoder

Hierachical Priority Encoder circuit

The above diagram is a hierachical priority encoder circuit. Described on wikipedia, priority encoder is a electronic circuit or algorithm that compresses multiple binary inputs into a smaller number of outputs. The output of a priority encoder is the binary representation of the ordinal number starting from zero of the Read more…

Recent Circuits